cadence/palladium_z2_demo
1
0
Fork 0
Code Issues Pull Requests Activity
Files
f5bf2e30fc6cbc19279817931b2c704e4582bc55
palladium_z2_demo/testbench/xmverilog.history
T
Wang Xuejin f5bf2e30fc maste
2025-09-22 15:30:52 +08:00

2 lines
87 B
Plaintext
Raw Blame History

s1(22Sep2025:14:47:22): xmverilog +acc+rbn -64bit design/top.v testbench/testbench.v
Reference in New Issue View Git Blame Copy Permalink